さらに必要ですか?
| 数量 | 価格(税込み) |
|---|---|
| 1+ | ¥601.16 (¥661.276) |
| 10+ | ¥385.65 (¥424.215) |
| 25+ | ¥329.33 (¥362.263) |
| 100+ | ¥265.58 (¥292.138) |
| 250+ | ¥234.26 (¥257.686) |
| 1000+ | ¥214.99 (¥236.489) |
| 3000+ | ¥210.7 (¥231.77) |
製品情報
製品概要
ADN4664 is a dual, CMOS, low voltage differential signalling (LVDS) line receiver. It features a flow-through pinout for easy PCB layout and separation of input and output signals. This device accepts low voltage (310mV typical) differential input signals and converts them to a single-ended 3V TTL/ CMOS logic level. This device and its companion driver, the ADN4663, offer a new solution to high speed, point-to-point data transmission, and a low power alternative to emitter-coupled logic (ECL) or positive emitter-coupled logic (PECL). It is widely used in application such as point-to-point data transmission, multidrop buses, clock distribution networks, backplane receivers etc.
- ±15KV ESD protection on output pins
- Maximum operating frequency is 250MHz typical
- Differential channel-to-channel skew is 100ps typical
- Propagation delay is 2.15ns typical
- 3.3V power supply, high impedance outputs on power-down
- Interoperable with existing 5V LVDS drivers, conforms to TIA/EIA-644 LVDS standard
- Accepts small swing (310mV typical) differential signal levels
- Supports open, short, and terminated input fail-safe, 0V to -100mV threshold region
- Operating industrial temperature is -40°C to +85°C
- Package style is 8-lead standard small outline [SOIC-N]
注意
ADI products are only authorized (and sold) for use by the customer and are not to be resold or otherwise passed on to any third party
技術仕様
LVDS 差動 ライン レシーバー
85°C
3.6V
8ピン
CMOS, TTL
-
0
-40°C
3V
NSOIC
LVDS
2bit
-
0
技術文書 (1)
法律および環境情報
最後に重要な製造工程が行われた国生産国:Philippines
最後に重要な製造工程が行われた国
RoHS
RoHS
製品コンプライアンス証明書