ALLIANCE MEMORY AS4C2M32SA-6TCN

AS4C2M32SA-6TCN 64Mb SDRAM is a high-speed CMOS synchronous DRAM containing 67,108,864bits. It is internally configured as a quad 512K x 32 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 512K x 32bit banks is organized as 2048 rows by 256 columns by 32bits. Read and write accesses to SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a bank activate command which is then followed by a read or write command. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. By having a programmable mode register, the system can choose most suitable modes to maximize its performance. It is well suited for applications requiring high memory bandwidth.